 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| WM8144-10 Production Data October 1997 Rev. 3.0 Integrated 10-bit Data Acquisition system for Imaging Applications Description WM8144-10 integrates the analogue signal conditioning required by CCD sensors with a 10-bit ADC and optional pixel-by-pixel image compensation. WM8144-10 requires minimal external circuitry and provides a cost effective sensor-to-digital domain system solution. Each analogue conditioning channel provides reset level clamp, CDS, fine offset level shifting and gain amplification. The three channels are multiplexed into the ADC. Output from the ADC can either be direct or passed through a digital post-processing function. The postprocessing provides compensation for variations in offset and shading on a pixel-by-pixel basis. The flexible output architecture allows ten-bit data to be accessed either on a ten-bit bus or via a time-multiplexed eight-bit bus. The WM8144-10 can be configured for pixelby-pixel or line-by-line multiplexing operation. Reset level clamp and/or CDS features can be optionally bypassed. Device configuration is either by a simple serial or eightbit parallel interface. Features * * * * * * * * * * * Reset level clamp Correlated Double Sampling (CDS) Fine offset level shifting Programmable Gain Amplification 10-Bit ADC with maximum 6 MSPS Digital post-processing for pixel-by-pixel image compensation Simple clocking scheme Control by serial or parallel interface Time-multiplexed eight-bit data output mode 48 pin TQFP package Pin compatible with WM8144-12 Applications * * * Document scanners CCD sensor interfaces Contact image sensor (CIS) interfaces Block Diagram VRLC VRU VRT VRB VRL VMID VSMP MCLK RLC AVDD AGND DVDD1 DVDD2 DGND MUX CC[2:0] VMID CL RS VS TIMING CONTROL DV RINP S/H CDS S/H PGA 5-BIT REG OFFSET WM8144-10 8-BIT + SIGN DAC VMID EXTERNAL DATA STORE INTERFACE CDATA(7:0) ORNG GINP S/H CDS S/H PGA 5-BIT REG OFFSET M U X 8-BIT + SIGN DAC 10 BIT ADC IMAGE COMPENSATION PROCESSING 10/8 MUX OEB OP[9:0] VMID OFFSET BINP S/H CDS S/H PGA 5-BIT REG PNS CONFIGURABLE SERIAL/PARALLEL CONTROL INTERFACE VMID SDI / DNA SCK / RNW SEN / STB NRESET 8-BIT + SIGN DAC Production Data data sheets contain final specifications current on publication date. Supply of products conforms to Wolfson Microelectronics standard terms and conditions Wolfson Microelectronics Lutton Court, Bernard Terrace, Edinburgh EH8 9NX, UK (c) 1997 Wolfson Microelectronics Tel: +44 (0) 131 667 9386 Fax: +44 (0) 131 667 5176 email: admin@wolfson.co.uk www: http://www.wolfson.co.uk WM8144-10 Package Outline SCK/RNW SDI/DNA SEN/STB CDATA4 CDATA5 CDATA6 CDATA7 DVDD1 RLC VSMP MCLK OEB Ordering Information DEVICE TEMP RANGE 0 0 WM8144-10CFT/V 0 C - 70 C PACKAGE 48 Pin TQFP 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 CDATA3 CDATA2 CDATA1 CDATA0 DGND OP9 OP8 OP7 OP6 OP5 OP4 OP3 37 38 39 40 41 42 43 44 45 46 47 48 10 11 12 1 2 3 4 5 6 7 8 9 WM8144-10 PNS RINP GINP BINP VMID VRLC AGND AVDD VRL VRU VRB VRT OP1 OP0 DVDD2 OP2 DV NC NC CC2 CC1 CC0 ORNG NC - Make no external connection Absolute Maximum Ratings Analogue Supply Voltage. . . AGND - 0.3 V, AGND +7 V Digital Supply Voltage. . . . DGND - 0.3 V, DGND +7 V Digital Inputs . . . . . . . . DGND - 0.3 V, DVDD + 0.3 V Digital Outputs. . . . . . . .DGND - 0.3 V, DVDD + 0.3 V Reference inputs . . . . . . AGND - 0.3 V, AVDD + 0.3 V RINP, GINP, BINP . . . . . .AGND - 0.3 V, AVDD + 0.3 V NRESET Operating temperature range, TA . . . . . 0oC to +70oC Storage Temperature . . . . . . . . . . -50oC to +150oC Lead Temperature (soldering, 10 sec) . . . . . . +260oC Note: Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating range limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified. ESD Sensitive Device. The WM8144-10 is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device. As per JEDEC specifications A112-A and A113-A this product requires specific storage conditions prior to surface mount assembly. It has been classified as having a Moisture Sensitivity level of 2 and as such will be supplied in vacuum sealed moisture barrier bags. Recommended Operating Conditions PARAMETER Supply Voltage Operating Temperature Range Input Common Mode Range TEST CONDITIONS MIN 4.75 0 0.5 TYP MAX UNIT 5.25 70 4.5 V o TA VCMR C V Wolfson Microelectronics 2 WM8144-10 Electrical Characteristics VDD = 4.75V to 5.25V, GND = 0 V, ........TA = 0oC to +70oC, MLCK = 12MHz unless otherwise stated. PARAMETER Supply Current - Active Supply Current - Standby Digital Inputs High Level Input Voltage Low Level Input Voltage High Level Input Current Low Level Input Current Input Capacitance Digital Outputs High Level Output Voltage Voltage output range High Impedance Output Current Input Multiplexer Channel to Channel Gain Matching Input Video Set-up Time Input Video Hold Time Reset Video Set-up Time Reset Video Hold Time Reference String Reference Voltage - Top Reference Voltage - Bottom DAC Reference Voltage R.L.C. Switch Impedence Reset Level Clamp Options VRLC VRU = 5.00 V, VRL = 0.00V Voltage set by user configuration - Table 7 Impedance VRT to VRB Impedance VRU to VRL 8-bit DACs Resolution Zero Code Voltage Full Scale Voltage Error Differential Non Linearity Integral Non Linearity DNL INL 8 VDAC -10 0 0.1 0.4 VDAC+10 10 Bits mV mV 1.425 2.375 3.325 490 1190 VRT VRB VRU = 5.00 V, VRL = 0.00V VRU = 5.00 V, VRL = 0.00V 3.465 1.465 2.475 3.5 1.5 2.5 200 1.5 2.5 3.5 700 1700 1.575 2.625 3.675 3.535 1.535 2.525 V V V Ohms V V V tVSU tVH tRSU CDS Mode only tRH CDS Mode only 10 25 10 25 0.5 % ns ns ns ns VOH VOL IOZ IOH = 1.0mA IOL = 1.0mA DVDD-0.75 DGND+0.75 TEST CONDITIONS MIN TYP 110.0 10.0 MAX UNIT 150 15 mA mA V 0.2*DVDD 1.0 1.0 V A A pF V 1.0 V A VIH VIL IIH IIL 0.8*DVDD 10.0 VMID VRU = 5.00 V, VRL = 0.00V 910 Ohms 2210 Ohms 1 LSB 1 LSB Wolfson Microelectronics 3 WM8144-10 Electrical Characteristics (Contd.) VDD = 4.75V to 5.25V, GND = 0 V, ........TA = 0oC to +70oC, MLCK = 12MHz unless otherwise stated. PARAMETER 10-Bit ADC Resolution Maximum Sampling Rate Full Scale Transition Error Voltage at VINP Zero Scale Transition Error Voltage at VINP Differential Non Linearity Number of missing codes PGA Gain Red Channel Max. Gain, Note 1 Green Channel Max. Gain, Note 2 Blue Channel Max. Gain, Note 2 Red Channel Max. Gain, Note 2 Green Channel Max. Gain, Note 2 Blue Channel Max. Gain, Note 2 Gr12 Gb12 Gr8 Gg8 Gb8 MCLK=8MHz; VDD=5V Mode=1 MCLK=12MHz; VDD=5V 4 7 7 6 7 7 Times Times Times Times Times Times Gg12 Mode=1 DNL VDD = 5V VDD = 5V DAC Code = 000H, VDD=5V, measured relative to VRT DAC Code = 000H, VDD=5V, measured relative to VRB VDD = 5V -1 10 6 +/-50 +/-200 Bits MSPS mV TEST CONDITIONS MIN TYP MAX UNIT +/-50 +/-200 mV +1.25 LSB 0 Code Note 1: Guaranteed monotonic up to PGA Gain code 0Fh Note 2: Guaranteed monotonic up to PGA Gain code 1Fh Wolfson Microelectronics 4 WM8144-10 Electrical Characteristics (Contd.) VDD = 4.75V to 5.25V, GND = 0 V, ........TA = 0oC to +70oC, MLCK = 12MHz unless otherwise stated. PARAMETER Switching Characteristics MCLK Period MCLK High MCLK Low Data Set-up time VSMP, RLC Data Hold Time CDATA Data Hold Time Output Propagation Delay Output Enable TIme Output Disable Time Serial Interface SCK Period SCK High SCK Low SDI Set up time SDI Hold Time Set up time - SCK to SEN Set up time - SEN to SCK SEN Pulse W idth Parallel Interface RNW Low to OP[9:2] Tristate Address Setup Time to STB Low DNA Low Setup Time to STB Low Strobe Low Time Address Hold Time from STB High DNA Low Hold Time from STB High Data Set-up Time to STB Low DNA High Setup Time to STB Low Data Hold Time from STB High DNA High Hold Time from STB High RNW High to OP[9:2] Output tOPZ tASU tADLS tSTB tAH tADLH tDSU tADHS tDH tADHH tOPD 0 10 50 10 10 0 10 10 10 0 20 ns ns ns ns ns ns ns ns ns ns ns tPER tCKH tCKL tDSU tDH tDH tPD IOH = 1.0mA tPZE IOL = 1.0mA tPEZ tSPER tSCKH tSCKL tSSU tSH tSCE tSEC tSEW 83.3 37.5 37.5 10 10 20 20 50 TEST CONDITIONS MIN 83.3 37.5 37.5 10 10 30 75 75 25 TYP MAX UNIT ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Wolfson Microelectronics 5 WM8144-10 Pin Descriptions Pin No. 23 22 21 33 34 35 36 37 38 39 40 32 Name RINP GINP BINP CDATA[7] CDATA[6] CDATA[5] CDATA[4] CDATA[3] CDATA[2] CDATA[1] CDATA[0] MCLK Type Analogue IP Analogue IP Analogue IP Digital IO Digital IO Digital IO Digital IO Digital IO Digital IO Digital IO Digital IO Digital IP Master clock. This clock is applied at either six, four or two times the input pixel rate depending on the operational mode. MCLK is divided internally to define the ADC samples rate and to provide the clock source for digital logic. Video sample synchronisation pulse. This signal is applied synchronously with MLCK to specify the point in time that the input is sampled. The timing of internal multiplexing between the R, G and B channels is derived from this signal Selects whether reset level clamp is applied on a pixel-by-pixel basis. If RLC is required on each pixel then this pin can be tied high Selectable analogue output voltage for RLC ADC reference voltages. The ADC reference range is applied between VRT (full scale) and VRB (zero level). VRU and VRL can be used to derive optimum reference voltages from an external 5V reference Buffered mid-point of ADC reference string. Tri-state digital 10-bit bi-directional bus. There are four modes: Tri-state: when OEB = 1 Output ten-bit: ten bit data is output from bus Output 8-bit multiplexed: data output on OP[9:2] at 2*ADC conversion rate Input 8-bit: control data is input on bits OP[9:2] Description Red Channel input video Green Channel input video Blue Channel input video Image compensation data read/write at twice ADC conversion rate 31 VSMP Digital IP 29 19 13 14 15 16 20 42 43 44 45 46 47 48 1 2 3 RLC VRLC VRT VRB VRU VRL VMID OP[9] OP[8] OP[7] OP[6] OP[5] OP[4] OP[3] OP[2] OP[1] OP[0] Digital IP Analogue OP Analogue IP Analogue IP Analogue IP Analogue IP Analogue OP Digital IO Digital IO Digital IO Digital IO Digital IO Digital IO Digital IO Digital IO Digital IO Digital IO Wolfson Microelectronics 6 WM8144-10 Pin Descriptions (contd.) Pin No. 8 9 10 11 Name CC[2] CC[1] CC[0] ORNG Type Digital OP Digital OP Digital OP Digital OP Description Colour code outputs. These outputs indicate from which channel the current output sample was taken (R = 00X, G = 01X, B = 10X). Two codes are provided per channel. Out-of-range signal, active high. This signal indicates that the current output pixel has exceeded the maximum or minimum achievable somewhere within the pixel processing. Output tri-state control, all outputs (OP[9:0], DV, ORNG, CC[2:]) enabled when OEB=0 Data valid output, active low. Reset input, active low. This signal forces a reset of all internal registers. Control interface parallel (high) or serial (low, default) Serial Interface: serial interface input data signal Parallel interface: high = data, low = address Serial Interface: serial interface clock signal Parallel interface: high = OP[9:2] is output, low = OP[9:2] is input bus 26 30 4 41 17 18 5 6 SEN/STB DVDD1 DVDD2 DGND AVDD AGND NC NC Digital IP Digital supply Digital supply Digital supply Serial Interface: enable, active high Parallel interface: strobe, active low Positive Digital Supply (5V) Positive Digital Supply (5V) Digital ground (0V) 25 7 12 24 27 28 OEB DV NRESET PNS SDI/DNA SCK/RNW Digital IP Digital OP Digital IP Digital IP Digital IP Digital IP Analogue supply Positive Analogue supply (5V) Analogue supply Analogue Ground (0V) Unused Unused Pin must be left unconnected Pin must be left unconnected Wolfson Microelectronics 7 WM8144-10 Typical Performance VDD = 5V, GND = 0 V, ........TA = 25oC. WM8144 10 Bit DNL Plot 1 0.8 0.6 0.4 LSB's LSB's 0.2 5 4 3 2 1 0 -1 -2 -3 -4 -5 0 256 512 768 1024 0 256 WM8144 10 Bit INL Plot LSB's -0.2 -0.4 -0.6 -0.8 -1 ADC Code LSB's 0 512 768 1024 ADC Code ADC Code ADC Code ADC 10 Bit DNL PGA Gain ADC 10 Bit INL PGA Gain Actual Gain Actual Gain 8 7 6 5 4 3 2 1 0 0 1 Red Gr een Blue 8 7 6 5 4 3 2 1 0 0 1 Red Gr een Blue PGA Gain Code MCLK = 12.3MHz. Input set to 2.5V +/- 100mV. Other 2 are at 2.5V Colo Gain 2 3 4 5 6 7 8 MCLK = 8MHz. Input set to 2.5V +/- 100mV. Other 2 are at 2.5V Colour. PGA Gain Code Gain 2 3 4 5 6 7 8 PGA Gain Code vs. Actual Gain @ MCLK = 12.3MHz Gai n DNL 5 4 3 2 1 0 -1 -2 -3 -4 -5 0 1 Red Gr een Blue PGA Gain Code vs. Actual Gain @ MCLK = 8MHz Gai n DNL 5 4 3 2 1 0 -1 -2 -3 -4 -5 0 1 Red Gr een Blue DNL 2 MCLK = 12.3MHz. Input 2.5V + /- 100mV. Ot her 2 are at 2.5V. Colour. Vd Gain PGA Gain Code 3 4 5 6 7 8 DNL 2 MCLK = 8MHz. Input 2.5V +/ - 100mV . Other 2 are at 2.5V. Colour. Vdd = Gain PGA Gain Code 3 4 5 6 7 8 PGA DNL @ MCLK = 12.3MHz PGA DNL @ MCLK = 8MHz Wolfson Microelectronics 8 System Diagram SIMPLE TWO PIN TIMING INTERFACE OPTIONAL EXTERNAL RAM INTEGRATED TIMING CONTROL RED S/H S/H WM8144 VMID GREEN S/H S/H COLOUR CCD SENSOR TEN BIT IMAGE DATA AT UPTO 6MSPS M U X VMID 10 BIT ADC IMAGE COMPENSATION LOGIC BLUE S/H S/H Wolfson Microelectronics VMID CONTROL INTERFACE SIMPLE SERIAL OR PARALLEL CONTROL INTERFACE CLAMP CDS GAIN AMPS OFFSET DAC WM8144-10 9 WM8144-10 Theory of Operation S/H, Offset DAC's and PGA Each analogue input (RINP, GINP, BINP) of the WM814410 consists of a sample and hold, a programmable gain amplifier, and a DC offset correction block. The operation of the red input stage is summarised in Figure 1. The output from the offset DAC stage is referenced to the VMID voltage. This allows the input to the ADC to maximise the dynamic range, and is shown diagrammatically in Figure 1 by the final VMID addition. For the input stage the final analogue voltage applied to the ADC can be expressed as: DAC_ CODE VMID VADC = G( Vvs - Vrs) + (1- 2 * Sign) * * + VMID 255 2 Gain=G S/H VMID RS Voffset VMID + + VADC RINP S/H VS + Figure 1 The sample/hold block can operate in two modes of operation, CDS (Correlated Double Sampling) or Single Ended. In CDS operation the video signal processed is the difference between the voltage applied at the RINP input when RS occurs, and the voltage at the RINP input when VS occurs. This is summarised in Figure 2. Vrs Where: VADC is the voltage applied to the ADC G is the programmed gain Vvs is the voltage of the video sample Vrs is the voltage of the reset sample Sign is the Offset DAC sign bit DAC_CODE is the offset DAC value VMID is the WM8144-10 generated VMID voltage The ADC has a lower reference of VRB (typically 1.5 V) and an upper reference of VRT (typically 3.5 V). When an ADC input voltage is applied to the ADC equal to VRB the resulting code is 000(hex). When an ADC input voltage is applied to the ADC equal to VRT the resulting code is 3FF(hex). Reset Level Clamp Both CDS and Single ended operation can be used with Reset Level Clamping. A typical input configuration is shown in Figure 3. Vvs RS VS Figure 2 When using CDS the actual DC value of the input signal is not important, as long as the signal extremes are maintained within 0.5 volts of the chip power supplies. This is because the signal processed is the difference between the two sample voltages, with the common DC voltage being rejected. In single ended operation, the VS and RS control signals occur simultaneously, and the voltage applied to the reset switch is fixed at VMID. This means that the voltage processed is the difference between the voltage applied to RINP when VS/RS occurs, and VMID. When using Single ended operation the DC content of the video signal is not rejected. The Programmable Gain Amplifier block multiplies the resulting input voltage by a value between 0.5 and 8.25 which can be programmed independently for each of the three input channels via the serial (or parallel) interface. PGA gain is dependent on the 5-bit binary code programmed in the PGA registers. A typical plot of PGA gain versus code is shown on Page 8. The DC value of the gained signal can then be trimmed by the 8 bit plus sign DAC. The voltage output by this DAC is shown as Voffset in Figure 1. The range of the DAC is (VMID/2). WM8144 RINP Cin VS S/H + Gain=G S/H VRLC VMID RS - Figure 3 Wolfson Microelectronics 10 WM8144-10 Theory of Operation (contd.) The position of the clamp relative to the video sample is programmable by CDSREF1-0 (see Table 7). By default, the reset sample occurs on the fourth MCLK rising edge after VSMP. The relative timing between the reset sample ( and CL) and video sample can be altered as shown in Figure 4. Video Input Clamp Pulse Figure 5 A reset level clamp is activated if the RLC pin is high on an MCLK rising edge (Figure 6). By default this initiates an internal clamp pulse three MCLK pulses later (Figure 4: CL). The relationship between CL and RS is fixed. Therefore altering the RS position also alters the CL position (Figure 4). Table 7 shows the three possible voltages to which the reset level can be clamped. Figure 6: RLC Timing RINP, GINP and BINP Input Impedence The input impedence of the WM8144-10 analogue inputs is dependent on the sampling frequency of the input signal and the configuration of the internal gain amplifiers. The input impedence = 1/(Capacitance * frequency) where the Capacitance value changes from 0.3pF for minimum gain to 9.6pF for maximum gain. Table 1 illustrates the minimum and maximum input impedence at different frequencies. Sampling Frequency (MHz) 0.5 1 2 4 6 Impedence with minimum gain (M ) 6.6 3.3 1.6 0.8 0.5 Impedence with maximum gain (K) 208 104 52 26 17 Figure 4: Reset Sample and Clamp Timing When the clamp pulse is active the voltage on the WM8144-10 side of Cin, i.e. RINP, will be forced to be equal to the VRLC clamp voltage (see Figure 5). The VRLC clamp voltage is programmable to three different levels via the serial interface (1.5V, 2.5V or 3.5V). The voltage to which the clamp voltage should be programmed is dependent on the type of sampling selected and the polarity of the input video signal. For CDS operation it is important to match the clamp voltage to the amplitude and polarity of the video signal. This will allow the best use of the wide input common-mode range offered by the WM8144-10. If the input video is positive going it is advisable to clamp to Vcl (Lower clamp voltage). If the video is negative going it is advisable to clamp to Vcu (Upper clamp voltage). Regardless of where the video is clamped the offset DAC is programmed to move the ADC output corresponding to the reset level to an appropriate value to maximise the ADC dynamic range. For Single Ended operation it is recommended that the clamp voltage is set to Vcm (Middle clamp voltage). Table 1: Effects of Frequency on Input Impedence Wolfson Microelectronics 11 WM8144-10 Theory of Operation (Contd) Example of Gain and Offset Operation Input Video polarity negative Input sampling CDS Input voltage amplitude (VVS - VRS) 1.6V Programmable gain x1 Clamping Yes, VCL = 3.5V After the input capacitor the input to the WM8144-10 can be represented as: Vrs For a white pixel: VRS = VCL VVS = VCL - 1.6 For the white pixel, using the same offset DAC value, the ADC input can be expressed as: VADC = 1*(VCL - 1.6 - VCL) + (1 - 2*0) * 82 VADC = -1.6 + 255 * VMID + VMID 337 VADC = 255 * VMID - 1.6 164 255 * VMID 2 + VMID Vvs RS VS Figure 7 For a black pixel: VRS = VCL VVS = VCL When the VMID is 2.5V, the ADC input voltage becomes 1.7 volts which will result in a code of 102(dec). This is near the ideal full-scale of 000(dec). Therefore the output codes from the ADC are between 921(dec) and 102(dec), which implies that the ADC input has been set up to maximise the dynamic range available. If a digital representation of the ADC output with a black level near 000(dec) and a white level near 1023(dec) is required then the INVOP control bit should now be set to ONE. Assuming that the offset DAC is set to 00dec: 0 VMID VADC = 1* (Vcl - Vcl) + (1- 2 * 0) * VMID * + VMID 255 2 VADC = 0 + 0 + VMID VADC = VMID An input voltage of VMID corresponds to a code of 512(dec) from the ADC. To maximise the dynamic range of the ADC input it is necessary to program the offset DAC code to move the ADC code corresponding to the black level towards code 1024(dec). Hence set the offset DAC to 164(dec) with the sign bit not set. VADC = 1*(VCL - VCL) + (1 - 2*0) * 82 VADC = 0 + 255 * VMID + VMID 337 VADC = 255 * VMID 164 255 * VMID 2 + VMID When the VMID is 2.5v, the ADC input voltage becomes 3.3 volts which will result in an ADC code of 921(dec). This is near the ideal full-scale of 1023(dec). Wolfson Microelectronics 12 WM8144-10 Theory of Operation (contd.) CDATA DEMUX AND MUX DEFAULT DATA PARTITIONING MUX DATA VALID GENERATION DV OUTPUT DEFAULT 6 4,5 or 6 12,11 or 10 MUX 12 DEFAULT MUX ADCOP 10 PIXEL OFFSET ADDER 11 LIMIT 10 PIXEL GAIN ADJUST 22 LIMIT 10 DATA LATCH 10 OP[9:0] INPUT TO 8/10 MUX BLOCK Figure 12 Figure 8 OUT OF RANGE GENERATION ADC ORNG INPUT TO 8/10 MUX BLOCK Digital Signal Processing By default, the output from the ADC passes through the digital compensation block without being altered and is output directly on the OP[9:0] pins. If required, the pixel data from the ADC can be processed further by the digital compensation block (Figure 8). This section describes the sub-blocks of the digital compensation block. CDATA Demultiplexor The input to this block is coefficient data presented to the CDATA[7:0] pins at twice the pixel rate. i.e. two eight-bit words are input for each pixel of video data. Data Partitioning The sixteen bits of data per pixel from the CDATA Demultiplexor is partitioned into pixel offset, pixel gain and pixel valid bits (Table 3) . Table 4 details the resulting range and resolution options. Pixel Offset Adder This uses the offset coefficients that are either supplied externally via the CDATA interface or from the internal default registers. The object of this block is to correct for the small offsets which can occur from the CCD on a pixel-by-pixel basis. The output from the Pixel Offset Adder is limited to be between 0 and 1023(dec). Pixel Gain Adjust This block corrects for the pixel-by-pixel shading curve non-uniformity and photo response non-uniformity within the CCD sensor. This block has a gain range of 0 to 2. The output word from the Pixel Gain Adjust is limited to between 0 and 1023(dec). Effect of digital compensation on ADC output The combined effect of the digital compensation sections on the ADC output is summarised by the formula: OP[9:0] = (ADCOP + POC) * PSCF where: All values are decimal OP[9:0] is the 10 bit result output from the WM8144-10 ADCOP is a 10 bit unsigned number from the ADC POC is a 2's compliment number divided byNUMBER OF POC BITS ALLOCATED/2 PSCF is an unsigned number divided by NUMBER OF PSC BITS ALLOCATED/2 For this example assume PSC is allocated 12 bits and POC is allocated 4 bits (refer to table 3:DVMODE,PWP0,PWP1 = 0). Table 1 shows some examples of the effect of the digital backend on the ADC output. ADCOP 0:1023 512 512 512 1022 1022 512 512 512 511 POC -8:7 0 0 -7 6 6 6 0 0 0 0 PSC 0:4095 2048 (x1) 2048 2048 2048 2048 512 2560 512 4095 4095 OP[9:0] 0:1023 512 505 518 1023 257 640 128 1023 1021 ORNG 0:1 0 0 0 1 1 0 0 1 0 Range Default Ex 1 Ex 2 Ex 3 Ex 4 Ex 5 Ex 6 Ex 7 Ex 8 Ex 9 Table 2: Examples of digital backend calculation Wolfson Microelectronics 13 WM8144-10 Theory of Operation (contd.) D V M O D E 0 0 0 1 1 P W P 1 P B7 W P 0 B6 CDATA WORD 1 B5 B4 B3 B2 B1 B0 B7 B6 CDATA WORD 2 B5 B4 B3 B2 B1 B0 0 0 1 0 0 0 1 0 0 1 G11 G10 G9 G10 G9 G9 G8 G10 G9 G9 G8 G8 G7 G8 G7 G8 G7 G7 G6 G6 G5 G7 G6 G6 G5 G6 G5 G4 G5 G4 G5 G4 G3 G4 G3 G4 G3 G3 G2 G2 G1 G3 G2 G2 G1 G2 G1 G0 G1 G0 G1 G0 G0 O4 O3 O3 O2 O2 O2 O2 O2 O1 O0 O1 O0 O1 O0 O1 O0 O1 O0 O5 O4 O3 G0 DV O3 DV O4 O3 Table 3: Bit Allocation Assignment DVMODE PWP1 PWP0 No. of offset bits 0 0 0 1 1 0 0 1 0 0 0 1 0 0 1 4 5 6 4 5 offset range No. of gain bits gain range DV bits gain resolution (LSB steps) 0.25 0 0.5 0 1 0 0.5 1 1 1 -8 : 7 -16 - 15 -32 - 31 -8 - 7 -16 : 15 12 11 10 11 10 0:2 0:2 0:2 0:2 0:2 Table 4: Bit Range and Resolution Options Data Valid Generation The DV pin can be controlled to determine whether a DV pulse will be generated for a particular pixel. For example, if red pixels only are required the following DV pulse can be generated. OP[9:0] DV B R G B R G Output data interface By default, data is output from the device as a ten-bit wide word on OP[9:0]. Optionally, data can be output in an eight-bit word format. Figure 11 shows this function. Data is presented on pins OP[9:2] at twice pixel rate. Figure 9 Data Latch Under control of the LATCHOP bit the output data bus can be prevented from clamping until the next Data Valid pulse. Hence the above output would become: OP[9:0] DV R R Figure 10 A = d9,d8,d7,d6,d5,d4,d3,d2 B = d1,d0,X,X,X,X,X,ORNG Figure 11: Eight-bit Multiplexed Bus Output Wolfson Microelectronics 14 WM8144-10 Operational Modes Video Sampling Options WM8144-10 can interface to CCD sensors using four basic modes of operation ( summarised in Table 4). Mode configurations are controlled by a combination of control bits and timing applied to MCLK and VMSP pins. The default operational mode is mode 1: colour with CDS enabled. Colour mode definition (mode 1) Figure 12 summarises the timing relationships within the Colour mode. MCLK is applied at twice the required ADC conversion rate. Synchronisation of sampling and channel multiplexing to the incoming video signal is performed by the VSMP pulse (active high). The three input channels (R,G,B) are sampled in parallel on the rising edge of MCLK following a VSMP pulse. The sampled data is multiplexed into a single data stream at three times the VSMP rate and passes through the internal pipeline and emerges on the OP[9:0] bus 20.5 MCLK periods later. If the digital post-processing stage is activated, compensation data will be clocked into the device at twice the ADC conversion rate (e.g. two reads per red pixel ). The first of the two bytes will be required on the CDATA bus 15.5 MCLK periods after the corresponding VSMP pulse. CC[2:0] can be used to control the three lower address lines of an external RAM. Both Correlated Double Sampling (CDS) and single sample modes of operation are available. Monochrome mode definitions One input channel is continuously sampled on the rising edge of MCLK following a VSMP pulse. The user can specify which input channel (R,G,B) to be sampled by writing to WM8144-10 internal control registers. There are three separate monochrome modes with different maximum sample rates and CDS availability. Details of Monochrome mode timing (mode 2) Figure 13 summarises the timing relationships. The timing in this mode is identical to mode 1 except for the CC[2:0] outputs. One input channel is sampled three times ( due to the multiplexer being held in one position) and passes through the device as three separate samples. Two of the samples can be ignored at the output. The CC[2:1] output pins reflect the input channel selected (R,G or B). MSPS. This is achieved by altering the MCLK:VSMP ratio to 3:1. In this mode, the timing of RS and CL must be fixed (refer to Table 5). The sampled video data will pass through the internal pipeline and emerge on the OP[9:0] bus 29.5 MCLK periods later. If the digital post-processing stage is activated compensation data will be clocked into the device at twice the internal pixel rate (e.g. two reads per red pixel ). The first of the two bytes will be required on the CDATA bus 22.5 MCLK periods after the corresponding VSMP pulse. Details of Max. Speed Monochrome mode (mode 4) Figure 15 summarises the timing relationships. This mode allows the maximum sample rate to be increased to 6 MSPS. This is achieved by altering the MCLK:VSMP ratio to 2:1. The latency through the device is identical to modes 1 and 2. CDS is not available in this mode. Details of Fast Monochrome mode timing (mode 3) Figure 14 summarises the timing relationships. This mode allows the maximum sample rate to be increased to 4 Wolfson Microelectronics 15 16 CDS available Yes Setup Reg 1: 1B(H) Setup Reg 1: 19(H) Register Contents with CDS* Register Contents without CDS* Max. Sensor Interface Timing Requirements Sample Description Rate 2 MSPS The three input MCLK max. 12MHz. channels (R,G,B) are MCLK:VSMP ratio is 6:1. sampled in parallel at max. 2MSPS. The sampled data is multiplexed into a single data stream before the internal ADC giving an internal serial data rate of max. 6MSPS. Yes 2 MSPS One input channel is Identical to Mode 1 continuously sampled. The internal multiplexer is held in one position under control of the user. 4 MSPS Identical to Mode 2 MCLK max. 12MHz. MCLK:VSMP ratio is 3:1. Setup Reg 1: 1F(H) Setup Reg 3: bits b[7-6] define which channel to be sampled Setup Reg 1: 1D(H) Setup Reg 3: bits b[76] define which channel to be sampled Yes Identical to Mode 2 Identical to Mode 2 plus Setup Reg 3: bits b[5-4] must be set to 00(H) MCLK max. 12MHz. MCLK:VSMP ratio is 2:1. Not Applicable Setup Reg 1: 5D(H) Setup Reg 3: bits b[76] define which channel to be sampled No 6 MSPS Identical to Mode 2 Mode Description WM8144-10 Table 5: WM8144-10 Mode Summary Operational Modes (Contd.) 1 Colour 2 Monochrome Wolfson Microelectronics 3 Fast Monochrome 4 Max Speed Monochrome * Only indicates relevant register bits MCLK VSMP Input video r1,g1,b1 r2,g2,b2 15.5 MCLK periods r3,g3,b3 r4,g4,b4 r1:1 r1:2 g1:1 g1:2 b1:1 b1:2 2 1 b0 r1 g1 b1 r2 g2 b2 r3 g3 2 3 b3 3 4 4 r4 g4 b4 5 5 CDATA[7:0] r5,g5,b5 Operational Modes (Contd.) INPUT SIGNALS RS VS ADC input ADC sample 20.5 MCLK periods INTERNAL SIGNALS OP[9:0] ORNG DV CC[0] CC[1] CC[2] CC[2:1] 1 2 0 1 2 0 1 2 0 1 2 r1 g1 b1 Figure 12: Default Timing in CDS Colour Mode Wolfson Microelectronics OUTPUT SIGNALS 0 1 2 WM8144-10 Device timing for mode 1 17 18 MCLK VSMP Input video r1,g1,b1 r2,g2,b2 15.5 MCLK periods X 2 1 X r1 X X X X X X 2 3 4 X X 3 4 X X X X X X X X X r1:1 r1:2 X X X X 5 5 r3,g3,b3 r4,g4,b4 X X CDATA[7:0] r5,g5,b5 X X X RS VS ADC input ADC sample 20.5 MCLK periods WM8144-10 Operational Modes (Contd.) INPUT SIGNALS INTERNAL SIGNALS OP[9:0]* ORNG DV CC[0] CC[1]* CC[2]* CC[2:1] 0 0 0 0 0 0 0 0 X X X X X X X X r1 X X Figure 13: Default Timing in CDS Monochrome Mode 0 0 0 0 Wolfson Microelectronics 'X' indicates don't care OUTPUT SIGNALS 0 0 Device timing for mode 2 * This example shows function when Red channel selected. CC[1] and CC[2] indicate the selected channel (R,G or B) MCLK VSMP Input video n n+1 22.5 MCLK periods n:1 n:2 CDATA[7:0] Operational Modes (Contd.) INPUT SIGNALS RS VS ADC input n ADC sample 29.5 MCLK periods INTERNAL SIGNALS OP[9:0] ORNG DV CC[0] CC[1]* CC[2]* CC[2:1]* 0 0 0 0 0 0 0 0 0 0 n Figure 14: Default Timing in Fast CDS Monochrome Mode * This example shows function when Red channel selected. CC[1] and CC[2] indicate the selected channel (R,G or B) Wolfson Microelectronics OUTPUT SIGNALS 0 WM8144-10 Device timing for mode 3 19 20 MCLK VSMP Input video WM8144-10 Operational Modes (Contd.) INPUT SIGNALS n 15.5 MCLK periods CDATA[7:0] n:1 n:2 1 n VS ADC input ADC sample 20.5 MCLK periods INTERNAL SIGNALS OP[9:0] ORNG DV CC[0] CC[1]* CC[2]* CC[2:1]* 0 0 0 0 0 0 0 0 0 0 0 n Figure 15: Default Timing in Max. Speed non-CDS Monochrome Mode 0 Wolfson Microelectronics OUTPUT SIGNALS 0 0 Device timing for mode 4 * This example shows function when Red channel selected. CC[1] and CC[2] indicate the selected channel (R,G or B) WM8144-10 Configuration of the WM8144-10 The WM8144-10 can be configured through a serial interface or a parallel interface. Selection of the interface type is by the PNS pin which must be tied high (parallel) or low (serial). Figure 16: Serial Interface Timing Serial Interface The serial interface consists of three pins (refer to figure 16 ). A six-bit address is clocked in MSB first followed by an eight-bit data word, also MSB first. Each bit is latched on the rising edge of SCK, which can operate at upto 12MHz. Once the data has been shifted into the device, a pulse is applied to SEN to transfer the data to the appropriate internal register. Parallel Interface The parallel interface uses bits [9:2] of the OP bus as well as the STB, DNA and RNW pins (refer to figure 17). Pin RNW must be low during a write operation. The DNA pin defines whether the data byte is address (low) or data (high). The data bus OP[9:2] is latched in during the low period of STB. This interface is compatible with the Extended Parallel Port interface. Internal Register Definition Table 5 summarises the internal register content. The first 4 addresses in the table are used to program setup registers and to provide a software reset feature ( 00H is reserved ). The remaining 7 entries in the table define Address Figure 17: Parallel Interface Timing the address location of internal data registers. In each case, a further three sub-addresses are defined for the red, green and blue register. Selection between the red, green and blue registers is performed by address bits a1 and a0, as defined in the table. Setting both a1 and a0 equal to 1 forces all three registers to be updated to the same data value. Blank entries can be taken as 'don't care' values. DEFDV DEFPO CDATOUT BYPASS CDSREF[1] CDSREF[0] DAC[7] DAC[6] DAC[5] DAC[4] PGA[4] OFF[4] GAIN[8] DAC[3] PGA[3] OFF[3] GAIN[7] GAIN[3] DAC[2] PGA[2] OFF[2] GAIN[6] GAIN[2] GAIN[11] GAIN[10] OFF[5] GAIN[9] DAC[0] DSIGN PGA[0] OFF[0] GAIN[4] GAIN[0] DV xx Address LSB decode Red Register Green Register Blue Register Red, Green and Blue a1 0 0 1 1 a0 0 1 0 1 Table 6: Register Map Contents Wolfson Microelectronics 21 WM8144-10 Configuration of the WM8144-10 (Contd.) Register Setup Register 1 Bit No 0 1 2 3 4 5 6 7 Bit(s) ENADC CDS MONO DEFPG DEFPO DEFDV VSMP6M DVMODE Default 1 1 0 1 1 0 0 0 Description ADC standby control: 0 = standby, 1 = active Select Correlated double sampling mode: 0 = normal sampling, 1 = CDS mode Mono/Colour select: 0 = colour, 1 = monochrome operation Select Default Pixel Gain: 0 = external pixel gain, 1 = internal Select Default Pixel Offsets: 0 = external pixel offsets, 1 = internal Select default internal Data Valid: 0 = external DV, 1 = internal Required when VSMP at 6MSPS: 0 = other mode, 1 = VSMP at 6MSPS External Data Valid control (refer to Bit Allocation Assignment table) Setup Register 2 0 1 2 3 4 5 6 7 MUXOP INVOP LATCHOP BYPASS CDATOUT 0 0 0 0 0 Eight bit output mode: 0 = ten-bit, 1 = 8-bit multiplexed Inverts ADC output: 0 = non-inverting, 1 = inverting OP bus updated on DV pulse; OP bus updated each sample, 1 = update only on DV pulse Bypass digital post-processing; 0 = no bypass, 1 = bypass Data on OP pins available on CDAT pins; 0 = no, 1 = yes Setup Register 3 1-0 RLC1-0 01 3-2 5-4 PWP1-0 CDSREF1-0 00 01 7-6 CHAN1-0 00 Setup Register 4 1 DACRNG 0 Reset Level Clamp voltage 00 = 1.5V 01 = 2.5V 10 = 3.5V 11 = Reserved Parallel Word Partitioning See Bit Allocation Assignment (Table 3) CDS Mode Reset Timing Adjust 00 = Advance 1 MCLK Period 01 = Normal 10 = Retard 1 MCLK Period 11 = Retard 2 MCLK Period Monochrome mode channel select 00 = Red Channel 01 = Green Channel 10 = Blue Channel 11 = Reserved Alters range of offset DAC output 0 = DAC output range equal to Vmid/2 (1.25V) 1 = DAC output range equal to 1.5 * Vmid/2 (1.875V) Table 7: Control Bit Descriptions Wolfson Microelectronics 22 WM8144-10 Detailed timing diagrams Figure 18: Detailed Video Input Timing - Modes 1 and 2 Figure 19: Detailed Digital Timing - Modes 1 and 2 Wolfson Microelectronics 23 WM8144-10 Detailed timing Diagrams (Contd.) Figure 20: Detailed Video Input Timing - Mode 3 Figure 21: Detailed Digital Timing - Mode 3 Figure 22: Detailed Video Input Timing - Mode 4 Figure 23: Detailed Digital Timing - Mode 4 Wolfson Microelectronics 24 WM8144-10 Detailed timing Diagrams (Contd.) tSPER tSCKH tSCKL SCK tSSU tSH SDI tSCE tSEW tSEC SEN Figure 24: Detailed Timing Diagram for Serial Interface STB OP[9:2] DNA RNW tOPZ 8144 Out Z tASU tSTB tAH Address In tADLS tADLH tADHS tDSU tSTB tDH Data In tADHH Z 8144 Out tOPD Figure 25: Detailed Timing Diagram for Parallel Interface Wolfson Microelectronics 25 WM8144-10 External component recommendations DVDD C5 C13 2 2F C6 0 . 1F C7 3 3F C8 0 . 1F + 1 0F C14 0 . 1F DGND 36 35 34 33 32 31 30 29 28 27 26 25 SCK/RNW SEN/STB CDATA4 CDATA5 CDATA6 CDATA7 MCLK VSMP SDI/DNA DVDD1 OEB RLC + 24 PNS RINP GINP BINP VMID VRLC AGND AVDD VRL VRU VRB NRESET VRT 23 22 21 20 19 18 17 16 15 14 13 + AVDD AGND 37 38 39 40 41 42 DGND 43 44 45 46 47 48 CDATA3 CDATA2 CDATA1 CDATA0 DGND OP9 OP8 OP7 OP6 OP5 OP4 OP3 C1 WM8144-10 1 0F C2 0 . 1F + C3 0 . 1F DVDD2 1 2 3 4 5 DVDD 6 7 8 9 10 11 12 ORNG OP2 OP1 OP0 CC2 CC1 CC0 NC NC DV C9 AGND 1 0F C10 0 . 1F C11 1 0F C12 0 . 1F + C15 C16 1 0F 0 . 1F DGND Wolfson Microelectronics 26 + + AGND WM8144-10 Package Dimensions 0.50 0.27 0.17 0.08 M 36 25 37 24 48 13 0.13NOM 1 5.50TYP Gage Plane 7.002 9.002 0.05MIN 0.25 0o - 7o 0.75 0.45 12 1.45 1.35 Seating Plane 1.60MAX 0.08 48 Pin TQFP Notes: A . B. C. All linear dimensions are in millimeters This drawing is subject to change without notice. Falls within JEDEC MO-026 Wolfson Microelectronics 27 |
Price & Availability of WM8144
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |